



Fafu NI, Zhixue LI, Yuan WEI, Ruixia Tian, Junxia WU  
Institute of Modern Physics, CAS, Lanzhou, China


## Introduction

Beam Position Monitor (BPM) is a common non-intercepted beam measurement device used to measure the lateral position of beams in vacuum tubes and is widely used in cyclotrons, linear accelerators, and synchrotron. In HIAF, 40 BPM will be allocated around the BRing and the resolution of the BPM should be better than 0.1 mm. A fully digital developed prototype is designed for the beam position measurement system. The prototype of the BPM algorithm was tested and evaluated on HIRFL-CSRm which has a close revolution frequency range.



## System Architecture


The signal on the pick-up first passes through the front-end amplifier with a gain of about 40 dBm and then travels over a long coaxial cable to the BPM data processing electronics and data acquisition system. In the BPM electronics, high-speed ADCs (analog to digital converter) are employed, and the sample rate is 250 Msps. The main digital signal processor is implemented by a System-on-Chip (SoC) device ZYNQ UltraScale+(ZU15) series. By using the SoC, the data from FPGA to ARM could be easily acquired. FPGA is mainly used to implement the beam position calculation process, and ARM is responsible for converting the data from FPGA, running the embedded the Linux systems and the EPICS PVs over the network.



## Digital Signal Processing

The sampling frequency of 250 MHz is the main clock frequency in the FPGA. After the ADC sampling the amplified signal from pick-ups, the acquired signal is first passed through a narrow band-pass filter that cuts off high- and low-frequency components to ensure that the position calculation process is as unaffected as possible. Since the charged particles in the synchrotron pass through the Radio Frequency (RF) cavity to obtain energy and are accelerated, the RF signal is synchronized with the charged particles. The RF signal is also been acquired. In this design, the RF signal is used to obtain the revolution frequency in real time to generate the orthogonal components of the digital demodulator.

- Narrow bandpass filter 0.2 MHz ~ 2 MHz (IIR + FIR)
- NCO (Numerical controlled oscillator) realized by DDS (Direct Digital Synthesizer), generates In-phase and Quadrature components
- CIC filter to decrease the data rates and get the DC component mixed signal
- CORDIC algorithm calculate the channel amplitude
- Different over sum



$$x = x_{offset} + kx_1 \frac{VA - VC}{VA + VC} + kx_2 \left( \frac{VA - VC}{VA + VC} \right)^2$$


$$y = y_{offset} + ky_1 \frac{VB - VD}{VB + VD} + ky_2 \left( \frac{VB - VD}{VB + VD} \right)^2$$

## Laboratory Test Result


### Ultra-Narrow Band Filter Design

$$H(z) = \frac{\sum_{r=0}^M b_r z^{-r}}{1 - \sum_{k=0}^N a_k z^{-k}}$$


The sampling rate is 250 Msps in this design. The revolution frequency of HIAF-BRing is from 0.2 to 1.78 MHz. An ultra-narrow band-pass filter with a frequency in the range of 0.17 ~ 2.5 MHz is necessary. Compared to the ADC sample frequency, the revolution frequency of the synchrotron is located in the low-frequency sideband. In this design, a band-pass filter is designed by combining an FIR low-pass filter and an IIR high-pass filter.



### The standard deviation tested under different input frequency




### Long term stability in laboratory



## Test Results

### HIRFL CSRm & PREF Test Results



## REFERENCES

- Forek P, Liakin D, Kowina P, Beam position monitors, 2009
- HIL testing of a compact Beam Position Monitor diagnostic for particle accelerators, 2014.
- L. Muguira *et al.*, "A configurable electronics system for the ESS-Bilbao beam position monitors,"2013
- J. C. Yang *et al.*, "High Intensity heavy ion Accelerator Facility (HIAF) in China" 2013
- J. Kirkhorn, "Introduction to IQ-demodulation of RF-data", 1999.
- K. Kota and J. R. Cavallaro, "Numerical accuracy and hardware tradeoffs for CORDIC arithmetic for special-purpose processors, 1993.

## FUTURE WORK

- Code optimization for SoC platform about algorithm in the FPGA
- Embedded EPICS systems and application software
- Long-term test the behavior of this prototype in HIRFL-CSRm